|
|
|
|
36
|
// --------------------------------------------------------------------------
|
36
|
// --------------------------------------------------------------------------
|
37
|
|
37
|
|
38
|
const tTimerConfig TimerConfig[NUM_HARDWARE_TIMERS+1] = {
|
38
|
const tTimerConfig TimerConfig[NUM_HARDWARE_TIMERS+1] = {
|
39
|
- { {.pTc=TC0}, TC0_IRQn, TC_PRIORITY(0) }, // 0 - stepper
|
|
|
|
|
39
|
+ { {.pTc=TC0}, TC0_IRQn, TC_PRIORITY(0) }, // 0 - stepper (assigned priority 2)
|
40
|
{ {.pTc=TC1}, TC1_IRQn, TC_PRIORITY(1) }, // 1 - stepper (needed by 32 bit timers)
|
40
|
{ {.pTc=TC1}, TC1_IRQn, TC_PRIORITY(1) }, // 1 - stepper (needed by 32 bit timers)
|
41
|
- { {.pTc=TC2}, TC2_IRQn, TC_PRIORITY(2) }, // 2 - tone (framework)
|
|
|
42
|
- { {.pTc=TC3}, TC3_IRQn, TC_PRIORITY(3) }, // 3 - servo
|
|
|
43
|
- { {.pTc=TC4}, TC4_IRQn, TC_PRIORITY(4) }, // 4 - software serial
|
|
|
|
|
41
|
+ { {.pTc=TC2}, TC2_IRQn, 5 }, // 2 - tone (reserved by framework and fixed assigned priority 5)
|
|
|
42
|
+ { {.pTc=TC3}, TC3_IRQn, TC_PRIORITY(3) }, // 3 - servo (no interrupts used)
|
|
|
43
|
+ { {.pTc=TC4}, TC4_IRQn, TC_PRIORITY(4) }, // 4 - software serial (no interrupts used)
|
44
|
{ {.pTc=TC5}, TC5_IRQn, TC_PRIORITY(5) },
|
44
|
{ {.pTc=TC5}, TC5_IRQn, TC_PRIORITY(5) },
|
45
|
{ {.pTc=TC6}, TC6_IRQn, TC_PRIORITY(6) },
|
45
|
{ {.pTc=TC6}, TC6_IRQn, TC_PRIORITY(6) },
|
46
|
{ {.pTc=TC7}, TC7_IRQn, TC_PRIORITY(7) },
|
46
|
{ {.pTc=TC7}, TC7_IRQn, TC_PRIORITY(7) },
|
47
|
- { {.pRtc=RTC}, RTC_IRQn, TC_PRIORITY(8) } // 8 - temperature
|
|
|
|
|
47
|
+ { {.pRtc=RTC}, RTC_IRQn, TC_PRIORITY(8) } // 8 - temperature (assigned priority 6)
|
48
|
};
|
48
|
};
|
49
|
|
49
|
|
50
|
// --------------------------------------------------------------------------
|
50
|
// --------------------------------------------------------------------------
|