|
@@ -41,7 +41,7 @@
|
41
|
41
|
#define BOARD_NO_NATIVE_USB
|
42
|
42
|
|
43
|
43
|
// Avoid conflict with TIMER_SERVO when using the STM32 HAL
|
44
|
|
-#define TEMP_TIMER 5
|
|
44
|
+#define TEMP_TIMER 5
|
45
|
45
|
|
46
|
46
|
//
|
47
|
47
|
// Release PB4 (Y_ENABLE_PIN) from JTAG NRST role
|
|
@@ -92,7 +92,7 @@
|
92
|
92
|
#define Z_MAX_PIN PC4 // +Z
|
93
|
93
|
|
94
|
94
|
#ifndef FIL_RUNOUT_PIN
|
95
|
|
- #define FIL_RUNOUT_PIN MT_DET_1_PIN
|
|
95
|
+ #define FIL_RUNOUT_PIN PA4 // MT_DET
|
96
|
96
|
#endif
|
97
|
97
|
|
98
|
98
|
//
|
|
@@ -217,14 +217,14 @@
|
217
|
217
|
//
|
218
|
218
|
#if ENABLED(PSU_CONTROL)
|
219
|
219
|
#define KILL_PIN PA2 // PW_DET
|
220
|
|
- #define KILL_PIN_STATE HIGH
|
|
220
|
+ #define KILL_PIN_STATE HIGH
|
221
|
221
|
//#define PS_ON_PIN PA3 // PW_CN /PW_OFF
|
222
|
222
|
#endif
|
223
|
223
|
|
224
|
224
|
#if HAS_TFT_LVGL_UI
|
225
|
225
|
#define MT_DET_1_PIN PA4 // MT_DET
|
226
|
226
|
#define MT_DET_2_PIN PE6
|
227
|
|
- #define MT_DET_PIN_STATE LOW
|
|
227
|
+ #define MT_DET_PIN_STATE LOW
|
228
|
228
|
#endif
|
229
|
229
|
|
230
|
230
|
//
|